NCP5662, NCV5662

Low Output Voltage, Ultra-Fast 2.0 A Low Dropout Linear Regulator with Enable

The NCP5662/NCV5662 is a high performance, low dropout linear regulator designed for high power applications that require up to 2.0 A current. It is offered in both fixed and adjustable output versions. With output voltages as low as 0.9 V and ultra−fast response times for load transients, the NCP5662/NCV5662 also provides additional features such as Enable and Error Flag (for the fixed output version), increasing the utility of these devices. A thermally robust, 5 pin D^{2}PAK or DFN8 package, combined with an architecture that offers low ground current (independent of load), provides for a superior high−current LDO solution.

Features
- Ultra−Fast Transient Response (Settling Time: 1−3 μs)
- Low Noise Without Bypass Capacitor (26 μV$_{rms}$)
- Low Ground Current Independent of Load (3.0 mA Maximum)
- Fixed/Adjustable Output Voltage Versions
- Enable Function
- Error Flag (Fixed Output Version)
- Current Limit Protection
- Thermal Protection
- 0.9 V Reference Voltage for Ultra−Low Output Operation
- Power Supply Rejection Ratio > 65 dB
- NCV Prefix for Automotive and Other Applications Requiring Site and Control Changes
- These are Pb−Free Devices

Applications
- Servers
- ASIC Power Supplies
- Post Regulation for Power Supplies
- Constant Current Source
- Networking Equipment
- Gaming and STB Modules

ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS

D^{2}PAK
DS SUFFIX
CASE 936AA

○ NC
x5662DSy
AWLYWWG

1

DFN8
CASE 488AF

○
NCP5
662y
ALYW ▪
▪

x   = P or V
y   = A for Adjustable Version
        B for Fixed 1.5 V Version
        C for Fixed 3.3 V Version
        D for Fixed 1.2 V Version
        E for Fixed 1.8 V Version
        F for Fixed 2.5 V Version
        G for Fixed 2.8 V Version
        H for Fixed 3.0 V Version
A   = Assembly Location
L   = Wafer Lot
Y   = Year
WW   = Work Week
G or ▪ = Pb−Free Package
(Note: Microdot may be in either location)

ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 12 of this data sheet.

PIN FUNCTION DESCRIPTION

Pin Adj/Fixed D^{2}PAK	Pin Adj/Fixed DFN8	Pin Name	Description
1	4	Enable	This pin allows for on/off control of the regulator. To disable the device, connect to Ground. If this function is not in use, connect to V_{in}.
2	6	V_{in}	Positive Power Supply Input Voltage
3, TAB	1, 2, 3, EP	Ground	Power Supply Ground
4	7	V_{out}	Regulated Output Voltage
5	8	Adj (Adjustable Version)	This pin is connected to the resistor divider network and programs the output voltage.
5	8	Error Flag (Fixed Version)	An Error Flag is triggered when the output voltage is out of regulation excluding transient signals that may occur. Requires a pullup resistor $\approx$ 100 kΩ.
–	5	N/C	No connection. True no connect. PCB runs allowable

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage	V_{in}	18	V
Output Pin Voltage	V_{out}	−0.3 to Vin +0.3	V
Adjust Pin Voltage	V_{adj}	−0.3 to Vin +0.3	V
Enable Pin Voltage	V_{en}	−0.3 to Vin +0.3	V
Error Flag Voltage	V_{ef}	−0.3 to Vin +0.3	V
Error Flag Current	I_{ef}	3.0	mA

Thermal Characteristics, D^{2}PAK (Note 1)
    Thermal Resistance Junction−to−Ambient
    Thermal Resistance Junction−to−Case
	$R_{\theta JA}$
	$R_{\theta JC}$
		45
		5.0
			°C/W

Thermal Characteristics, DFN8 (Note 1)
    Thermal Resistance Junction−to−Ambient
    Thermal Resistance Junction−to−Lead (Note 2)
	$R_{\theta JA}$
	$R_{\theta JC}$
		78
		14
			°C/W

Operating Junction Temperature Range	T_J	−40 to +150	°C
Storage Temperature Range	T_{stg}	−55 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

NOTE: This device series contains ESD protection and exceeds the following tests:

Human Body Model (HBM) JESD 22−A114−B
Machine Model (MM) JESD 22−A115−A.

The maximum package power dissipation is:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The bipolar process employed for this IC is fully characterized and rated for reliable 18 V V_{CCmax} operation. To avoid damaging the part or degrading it's reliability, power dissipation transients should be limited to under 30 W for D^{2}PAK.

For open−circuit to short−circuit transient,

$P_{DTransient} = V_{CCmax} * I_{SC}$.

1. 1 oz copper, 1 in^2 copper area.
2. Lead 6.

ELECTRICAL CHARACTERISTICS

($V_{in} - V_{out} = 1.5$ V, for typical values $T_J = 25°C$, for min/max values $T_J = -40°C$ to $85°C$, $C_{in} = C_{out} = 150$ μF unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
ADJUSTABLE OUTPUT VERSION					
Input Voltage	V_{in}	2.0	–	9.0	V
Output Noise Voltage	V_n	–	26	–	μV_{rms}
Output Voltage Accuracy 　$T_J = 25°C$ ($V_{in} = V_{out}$ +1.5 V to 7.0 V, $I_{out} = 10$ mA to 2.0 A) 　$T_J = -20$ to +125°C ($V_{in} = V_{out}$ +1.5 V to 7.0 V, $I_{out} = 10$ mA to 2.0 A) 　$T_J = -40$ to +150°C ($V_{in} = V_{out}$ +1.5 V to 7.0 V, $I_{out} = 10$ mA to 2.0 A)	V_{out}	–1% –1.5% –2%	– 0.9 –	+1% +1.5% +2%	V
Adjustable Pin Input Current	I_{adj}	–	40	–	nA
Line Regulation ($I_{out} = 10$ mA, V_{out}+1.5 V < V_{in} < 7.0 V)	REG_{line}	–	0.03	–	%
Load Regulation (10 mA < I_{out} < 2.0 A)	REG_{load}	–	0.03	–	%
Dropout Voltage ($I_{out} = 2.0$ A)	V_{DO}	–	1.0	1.3	V
Peak Output Current Limit	I_{out}	2.0	–	–	A
Internal Current Limitation	I_{lim}	–	3.0	–	A
Ripple Rejection (120 Hz) Ripple Rejection (1 kHz)	RR	– –	70 65	– –	dB
Thermal Shutdown (Guaranteed by Design)	T_{SHD}	–	160	–	°C
Ground Current 　　　　　　　　　　　　　　　　$I_{out} = 2.0$ A 　　　　　　　　　　　　　　　　Disabled State	I_q I_{qds}	– –	1.3 10	3.0 300	mA μA
Enable Input Threshold Voltage 　　　　Voltage Increasing, On state, Logic High 　　　　Voltage Decreasing, Off state, Logic Low	V_{en}	 1.3 –	 – –	 – 0.3	V
Enable Input Current 　　　　Enable Pin Voltage = 0.3 V_{max} 　　　　Enable Pin Voltage = 1.3 V_{min}	I_{en}	 – –	 0.5 0.5	 – –	μA

ELECTRICAL CHARACTERISTICS

(V_{in} – V_{out} = 1.5 V, for typical values T_J = 25°C, for min/max values T_J = –40°C to 85°C, C_{in} = C_{out} = 150 μF unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
FIXED OUTPUT VOLTAGE					
Input Voltage	V_{in}	2.0	–	9.0	V
Output Noise Voltage (V_{out} = 0.9 V)	V_n	–	26	–	μV$_{rms}$

Output Voltage Accuracy (Note 3)
   T_J = 25°C (V_{in} = V_{out} +1.5 V to 7.0 V, I_{out} = 10 mA to 2.0 A)
   T_J = –20 to +125°C (V_{in} = V_{out} +1.5 V to 7.0 V, I_{out} = 10 mA to 2.0 A)
   T_J = –40 to +150°C (V_{in} = V_{out} +1.5 V to 7.0 V, I_{out} = 10 mA to 2.0 A)
	V_{out}	–1%
		–1.5%
		–2%
			–
			V_{out}
			–
				+1%
				+1.5%
				+2%
					V

Line Regulation (I_{out} = 10 mA, V_{out}+1.5 V < V_{in} < 7.0 V)	REG$_{line}$	–	0.03	–	%
Load Regulation (10 mA < I_{out} < 2.0 A)	REG$_{load}$	–	0.2	–	%
Dropout Voltage (I_{out} = 2.0 A)	V_{DO}	–	1.0	1.3	V
Peak Output Current Limit	I_{out}	2.0	–	–	A
Internal Current Limitation	I_{lim}	–	3.0	–	A
Ripple Rejection (120 Hz) Ripple Rejection (1 kHz)	RR	– –	70 65	– –	dB
Thermal Shutdown (Guaranteed by Design)	T_{SHD}	–	160	–	°C

Ground Current
                                        I_{out} = 2.0 A
                                        Disabled State
	I_q
	I_{qds}
		–
		–
			1.3
			30
				3.0
				300
					mA
					μA

Enable Input Threshold Voltage
            Voltage Increasing, On state, Logic High
            Voltage Decreasing, Off state, Logic Low
	V_{en}	1.3
		–
			–
			–
				–
				0.3
					V

Enable Input Current
            Enable Pin Voltage = 0.3 V_{max}
            Enable Pin Voltage = 1.3 V_{min}
	I_{en}	–
		–
			0.5
			0.5
				–
				–
					μA

Error Flag (Fixed Output)	V_{cflt}	91	94	97	% of V_{out}
Error Flag Output Low Voltage Saturation (I_{ef} = 1.0 mA)	V_{cfdo}	–	200	–	mV
Error Flag Leakage	I_{efleak}	–	1.0	–	μA
Error Flag Blanking Time (Note 4)	T_{ef}	–	50	–	μs

3. Fixed output voltage available at 0.9 V per request.
4. Can be disabled per customer request.

$$R1 = R2 \left(\frac{V_{out}}{V_{ref}} - 1 \right)$$

Figure 1. Typical Schematic, Adjustable Output Version

Figure 2. Typical Schematic, Fixed Output Version

Figure 3. Dropout Voltage vs. Temperature

V_{out} = 1.5 V Fixed
C_{in} = 150 μF
C_{out} = 10 to 150 μF
T_J = 25°C

Figure 4. 1.5 V Dropout Voltage vs. Output Current

V_{out} = 3.3 V Fixed
C_{in} = 150 μF
C_{out} = 10 to 150 μF
T_J = 25°C

Figure 5. 3.3 V Dropout Voltage vs. Output Current

Figure 6. Ground Current vs. Temperature

Figure 7. Short Circuit Current Limit vs. Temperature

Figure 8. 1.5 V Output Voltage vs. Input Voltage

Figure 9. 3.3 V Output Voltage vs. Input Voltage

Figure 10. 1.5 V Output Voltage vs. Output Load Current

Figure 11. 3.3 V Output Voltage vs. Output Load Current

Figure 12. Output Current vs. Input−Output Voltage Differential

Figure 13. Ripple Rejection vs. Frequency

Figure 14. Noise Density vs. Frequency

V_{in} = 12 V
V_{out} = 0.9 V
I_{out} = 10 mA
C_{in} = 150 μF
C_{out} = 150 μF
T_J = 25°C

Start 1.0 kHz   Stop 100 kHz

F, FREQUENCY (kHz)

NOISE DENSITY (nV$_{rms}$/√Hz)

Figure 15. Noise Density vs. Frequency

V_{in} = 3.3 V
V_{out} = 0.9 V
I_{out} = 2.36 A
C_{in} = 150 μF
C_{out} = 150 μF
T_J = 25°C

Start 1.0 kHz   Stop 100 kHz

F, FREQUENCY (kHz)

NOISE DENSITY (nV$_{rms}$/√Hz)

Figure 16. Load Transient Response

V_{in} = 3.3 V
V_{out} = 1.5 V Fixed
C_{in} = 150 μF
C_{out} = 150 μF
T_A = 25°C

I_{out} = 10 mA to 2.0 A

TIME (1.0 μs/Div)

Figure 17. Load Transient Response

V_{in} = 3.3 V
V_{out} = 1.5 V Fixed
C_{in} = 150 μF
C_{out} = 150 μF
T_A = 25°C

I_{out} = 2.0 A to 10 mA

TIME (1.0 μs/Div)

Figure 18. Load Transient Response

V_{in} = 3.3 V
V_{out} = 1.5 V Fixed
C_{in} = 150 μF
C_{out} = 150 μF
T_A = 25°C

I_{out} = 10 mA to 2.0 A

TIME (100 ns/Div)

Figure 19. Load Transient Response

V_{in} = 3.3 V
V_{out} = 1.5 V Fixed
C_{in} = 150 μF
C_{out} = 150 μF
T_A = 25°C

I_{out} = 2.0 A to 10 mA

TIME (100 ns/Div)

Figure 20. Load Transient Response

V_{in} = 4.0 V
V_{out} = 0.9 V
C_{in} = 150 μF
C_{out} = 10 μF
T_A = 25°C

I_{out} = 10 mA to 2.0 A

TIME (200 ns/Div)

Figure 21. Load Transient Response

V_{in} = 4.0 V
V_{out} = 0.9 V
C_{in} = 150 μF
C_{out} = 10 μF
T_A = 25°C

I_{out} = 2.0 A to 10 mA

TIME (200 ns/Div)

APPLICATION INFORMATION

The NCP5662 is a high performance low dropout 2.0 A linear regulator suitable for high power applications, featuring an ultra–fast response time and low noise without a bypass capacitor. It is offered in both fixed and adjustable output versions with voltages as low as 0.9 V. Additional features, such as Enable and Error Flag (fixed output version) increase the utility of the NCP5662. It is thermally robust and includes the safety features necessary during a fault condition, which provide for an attractive high current LDO solution for server, ASIC power supplies, networking equipment applications, and many others.

Input Capacitor

The recommended input capacitor value is a 150 μF OSCON with an Equivalent Series Resistance (ESR) of 50 mΩ. It is especially required if the power source is located more than a few inches from the NCP5662. This capacitor will reduce device sensitivity and enhance the output transient response time. The PCB layout is very important and in order to obtain the optimal solution, the Vin and GND traces should be sufficiently wide to minimize noise and unstable operation.

Output Capacitor

Proper output capacitor selection is required to maintain stability. The NCP5662 is guaranteed to be stable at an output capacitance of, $C_{out} > 10$ μF with an ESR < 300 mΩ over the output current range of 10 mA to 2.0 A. For PCB layout considerations, place the recommended ceramic capacitor close to the output pin and keep the leads short. This should help ensure ultra–fast transient response times.

Adjustable Output Operation

The application circuit for the adjustable output version is shown in Figure 1. The reference voltage is 0.9 V and the adjustable pin current is typically 40 nA. A resistor divider network, R1 and R2, is calculated using the following formula:

$$R1 = R2\left(\frac{V_{out}}{V_{ref}} - 1\right)$$

Current Limit Operation

As the peak output current increases beyond its limitation, the device is internally clampled to 3.0 A, thus causing the output voltage to decrease and go out of regulation. This allows the device never to exceed the maximum power dissipation.

Error Flag Operation

The Error Flag pin on the NCP5662 will produce a logic Low when it drops below the nominal output voltage. Refer to the electrical characteristics for the threshold values at which point the Error Flag goes Low. When the NCP5662 is above the nominal output voltage, the Error Flag will remain at logic High.

The external pullup resistor needs to be connected between V_{in} and the Error Flag pin. A resistor of approximately 100 kΩ is recommended to minimize the current consumption. No pullup resistor is required if the Error Flag output is not being used.


Figure 22. DFN8 Thermal Resistance vs. Copper Area

**Figure 23. Test Board used for Evaluation**

ORDERING INFORMATION

Device	Nominal Output Voltage	Package	Shipping†
NCP5662DSADJR4G	Adj (Pb−Free)	D²PAK	800/Tape & Reel
NCP5662DS12R4G	Fixed, 1.2 V (Pb−Free)		
NCP5662DS15R4G	Fixed, 1.5 V (Pb−Free)		
NCP5662DS18R4G	Fixed, 1.8 V (Pb−Free)		
NCP5662DS25R4G	Fixed, 2.5 V (Pb−Free)		
NCP5662DS28R4G	Fixed, 2.8 V (Pb−Free)		
NCP5662DS30R4G	Fixed, 3.0 V (Pb−Free)		
NCP5662DS33R4G	Fixed, 3.3 V (Pb−Free)		
NCV5662DSADJR4G	Adj (Pb−Free)		
NCV5662DS15R4G	Fixed, 1.5 V (Pb−Free)		
NCP5662MNADJR2G	Adj (Pb−Free)	DFN8	3000/Tape & Reel
NCP5662MN15R2G	Fixed, 1.5 V (Pb−Free)		
NCP5662MN33R2G	Fixed, 3.3 V (Pb−Free)		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

D²PAK 5–LEAD
CASE 936AA–01
ISSUE B

NOTES:
1. DIMENSIONS AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. PACKAGE OUTLINE EXCLUSIVE OF MOLD FLASH AND METAL BURR.
4. PACKAGE OUTLINE EXCLUSIVE OF PLATING THICKNESS.
5. FOOT LENGTH MEASURED AT INTERCEPT POINT BETWEEN DATUM A AND LEAD SURFACE.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.396	0.406	10.05	10.31
B	0.330	0.340	8.38	8.64
C	0.170	0.180	4.31	4.57
D	0.026	0.035	0.66	0.91
E	0.045	0.055	1.14	1.40
G	0.067 BSC		1.70 BSC	
H	0.539	0.579	13.69	14.71
K	0.055	0.066	1.40	1.68
L	0.000	0.010	0.00	0.25
M	0.098	0.108	2.49	2.74
N	0.017	0.023	0.43	0.58
P	0.058	0.078	1.47	1.98
R	0 °	8 °	0 °	8 °
S	0.095	0.105	2.41	2.67
U	0.296	0.304	7.52	7.72
U1	0.265	0.272	6.72	6.92
V	0.296	0.300	7.53	7.63
V1	0.040	0.044	1.01	1.11
W	0.010		0.25	

SOLDERING FOOTPRINT*

SCALE 3:1 $\left(\frac{mm}{inches}\right)$

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NCP5662, NCV5662

8 PIN DFN, 4x4
CASE 488AF−01
ISSUE B

NOTES:
1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

DIM	MILLIMETERS	
	MIN	MAX
A	0.80	1.00
A1	0.00	0.05
A3	0.20 REF	
b	0.25	0.35
D	4.00 BSC	
D2	1.91	2.21
E	4.00 BSC	
E2	2.09	2.39
e	0.80 BSC	
K	0.20	–––
L	0.30	0.50

TOP VIEW

BOTTOM VIEW

SIDE VIEW

SOLDERING FOOTPRINT*

DIMENSIONS: MILLIMETERS

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

The products described herein (NCP5662/NCV5662), may be covered by one or more of the following U.S. patents: 5,920,184; 5,834,926. There may be other patents pending.

NCP5662/D